Monday, February 26, 2007

PCI, Torenza , CELL, Network Processor and Fusion

This won't be a lengthy article as I don't usually spend long time writing a blog :)

Torenza is a good technology, but it is not a totally new technology. Every functions that it tries to provide, exist today. Co-processing existed on all sort of interfaces, with PCI being the most common one. Those co-processing, don't require low latency access by/to the CPU, bandwidth is one single biggest factor. Torenza adds low latency into the picture, which indeed will create a new frontier of co-processing for application requiring low latency at system level wise. However, while it claims to be open, it is not as 'open' as PCI and alls its derivatives. PCI specs are easily available with full details of information, and it is guarantee to be free on the entire technology. Geneseo will fill in the gap for low latency co-processor interfacing and will see a much wider technology adoption, even by being late into the game play. Todays' economy is economy of scales. Whose technology is most open, most used, most industries back up, will win.

While all these are trying to provide more co-processing power at system level, internal dynamic co-processing chip designs already existed or soon to be exist. Perhaps CELL is the most known example of this, where the coprocessing requirement, can be dynamically programmed. I have a strong feeling that the concept were from its own network processor, which IBM exited the business few months before the CELL launched. Intel still sells its IXP range of network processors.

Fusion, to me is just a funky name used for marketing purpose. It is another level down, no dynamic co-processing at runtime, but at design/manufacturing time. It provides jigsaw puzzle ability to AMD to pick and match component within a silicon. Anyway, this technology is not new at all, a single silicon today can actually be packaged into multiple chips SKU, by fusing (or derivative design) some of its components within the silicon. All AMD plans to do on this is to add GPU (and of course some changes to make it homogeneous system wise). AMD is smart enough to target the mobile platform first, which the power is its key strength.

After the internal dynamic co-processing, may be the next step is FPGA within a chip, which will provide even dynamic co-processing nature.




3 comments:

barb michelen said...

Hello I just entered before I have to leave to the airport, it's been very nice to meet you, if you want here is the site I told you about where I type some stuff and make good money (I work from home): here it is

adam brown said...

Hi again, see tthis is the site i told you i signed up to. It has some nice information about how to make money using OPP, i think you might find it interesting. here it is. bye!

pci dss said...

Thanks for this excellent blog post. It helped me learn some of the key issues about PCI. I plan to read your blog a lot more.